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Say that a parallel algorithm that uses p processors and N (>p) shared memory 
locations is given. The problem of simulating this algorithm by p processors and 
only p shared memory locations without increasing the running time by more than 
a constant factor is considered. A solution for a family of such parallel algorithms 
is given. The solution utilizes the idea of dynamically changing locations of the 
addresses of the algorithm throughout the simulation. 
1. INTRODUCTION 
The current state of technology implies that memories which include many 
cells must be partitioned into a number of modules each containing many 
cells; where, only one cell (or a small number of cells) of each module can 
be accessed at a time. For more on this, see Kuck (1977) and Gottlieb et al. 
(1983). On the other hand, many published parallel algorithms are designed 
for abstract shared-memory models of parallel computation, where the 
processors have free access to each cell of the shared memory for both read 
and write purposes. An obvious difficulty arises when one wants to simulate 
these algorithms on buildable machines. One approach is to require that 
designers of algorithms (for abstract shared-memory models of parallel 
computation) limit, as much as possible, the size of the shared memory that 
the algorithm must use. This is usually done in favor of more local 
computations in which each processor accesses its own local memory only. 
Kuck mentions several papers that practiced this ad hoc approach. Even in 
cases where such a limitation is possible this approach puts some undesirable 
additional burden on the designer. 
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Let us be a bit more precise. Given a shared memory model of parallel 
computation D we define M(D) to be the model of computation which is 
derived from D by partitioning the shared memory of D into modules so that 
no more than one cell of each module can be accessed at a time. If there are 
several simultaneous requests for the same common memory location in 
M(D) they are treated in the same way as in D. If there are several 
simultaneous requests for different cells of the same module, they are queued 
and responded one at a time. 
The granulrity problem is defined as the problem of simulating a cycle of 
D by M(D). Automatic solutions for the general case where we do not know 
anything about the cycle to be simulated are discussed in Mehlhorn and 
Vishkin (1983). They suggest a multi-stage approach for attacking the 
granularity problem. We mention the two main stages. The first stage 
designed to keep us "out of trouble," in the average case, utilizes universal 
hashing in the simulating machine M(D). M(D) itself picks at random a 
hashfunction from an entire class of hashfunctions before each simulation of 
an algorithm, instead of a specific hashfunction. This is shown to keep 
memory contention low. The idea behind the second stage is to keep several 
copies of each memory address in distinct memory modules. This idea, in 
conjunction with fast algorithms for picking the "right" copy of each 
requested address is shown to decrease memory contention for the worst case 
results of the first stage. 
The main result of the present paper is that in a few general cases the idea 
of dynamically changing locations of addresses among modules throughout 
the performance of an algorithm provides a solution for the granularity 
problem in constant ime utilizing only as many modules as the number of 
processors. 
2. A RELATION BETWEEN MODELS OF PARALLEL COMPUTATION 
The main model of parallel computation that is used in the present paper 
is the exclusive-read exclusive-write parallel random-access machine (EREW 
PRAM). It employs p processors (RAMs) PI ..... Pp that operate 
synchronously in parallel. Eeach processor has access to both a shared 
memory of size N and its private local memory. Simultaneous access of 
more than one processor to the same memory location is not allowed. At 
each cycle a processor may either perform an operation that relates to its 
local memory or read from a shared memory address or write into a shared 
memory address. The convention of not allowing simultaneous access by 
several processors to the same memory location is used in Lev, Pippenger, 
and Valiant (1981). This model is a member in a whole family of shared- 
memory parallel RAM models of computation. We refer the reader to 
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Stockmeyer and Vishkin (1982) for a formal definition of these models 
including the list of operations they allow and to Vishkin (1983) for a recent 
survey of results concerning them. 
A second model of computation that we employ is the module parallel 
machine (MPM). It employs r processors R 1, R 2 . . . . .  R r and is similar to the 
EREW PRAM with the following exception. The L cells of the shared 
memory are partitioned among m modules. Only one cell of each module can 
be accessed at any cycle of the MPM. In both models of computation the 
program for each processor is located in its local memory. 
How do these models relate? 
(1) Every algorithm for an EREW PRAM that employs p processors 
and shared memory of size N can be run on an MPM using p processors and 
N nonempty modules. This trivial observation follows readily by employing 
one memory cell at each module of the MPM. 
(2) Suppose that we are given an algorithm for the MPM that 
employs p processors and m shared memory modules; suppose that module i, 
1 ~< i ~ m, contains N i cells; suppose that m ~< p and the algorithm runs in 
(at most) T cycles. This algorithm can be simulated by the EREW PRAM in 
O(T) cycles using p processors, shared memory of size m and the local 
memory that is used by processor Pi, 1 ~<i~< m (resp. m < i~  p), of the 
EREW PRAM is greater by N i than (resp. is the same as) the local memory 
of processor R i of the MPM. 
The rest of this section is devoted to outline how this is done. Processor Pi 
is "responsible" for simulating the behavior of processor R~, for 1 ~< i ~< p. In 
addition, Processor P~ is "responsible" for simulating the behavior of module 
i, 1 ~< i~ m. For the latter purpose each cell of module i of the MPM is 
represented by a corresponding cell in the local memory of processor P~, 
l <~ i~m.  
The simulation proceeds as follows. Each cycle t, 1 ~< t ~< T, of the MPM 
is simulated by three pulses of the EREW PRAM denoted (t, 1), (t, 2), and 
(t, 3). 
Pulse (t, 1): 
IfR~ performed, at cycle t, an operation that relates to its local memory only 
Then Pi does the same with respect o its local memory 
Else I f  R i performed a read instruction from cell j of shared memory 
module I
Then P~ writes into shared memory cell l: 
"cell j is requested" 
Else I fR  i wrote some value v into cell j of shared memory module 1 
Then Pi writes into shared memory cell I: 
"write v into cell f '  
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Pulse (t, 2): 
(Only processors Pi, 1 ~< i ~ m, are active) 
I f  shared memory cell i contains: "cell j is requested" 
Then Pi copies the contents of its local memory address which corresponds 
to cell j of module i of the MPM into common memory cell i. 
Else I f  shared memory cell i contains: 
"write v into cell f '  
Then Pi copies v into its local address corresponding to cell j of 
module i
Pulse (t, 3): 
I fR  i performed at cycle t a read instruction from a cell of module l
Then Pi reads the contents of shared memory cell l 
Proofs of correctness of this simple simulation and our claims regarding 
time and space complexity are straightforward. 
3. REDUCING THE SIZE OF THE SHARED MEMORY 
Suppose we are given an algorithm (designed for the EREW PRAM) 
which employs p processors, uses N shared memory locations and runs in T 
cycles for some input. Suppose p ~ N. Question. Is it possible to simulate 
this algorithm on an EREW PRAM that employs the same number of 
processors and "significantly" less than N shared memory cells, without 
increasing the running time "too much?" 
The following fact gives some hope: Since there are p processors, no more 
than p shared-memory addresses may be accessed at the same time. 
Before we proceed to our main theorem, we would like to say the 
following regarding the most general case. 
Remark. In general, using a shared memory of size O(pT) should 
suffice. The reason for this is that we can maintain all shared memory cells 
which are actually being accessed in the course of the algorithm in 2-3 trees. 
A processor may initialize only one cell at a time. Therefore, the number of 
shared memory cells that can be initialized is O(pT). The paper Paul, 
Vishkin, and Wagener (1983) shows how to perform the search and insertion 
operations that may be required for the simulation of one cycle of the 
algorithm in O(log pT) time of the simulating (EREW PRAM) machine. 
MAIN THEOREM. Let S be a program for an EREW PRAM which is 
designated for some set of inputs I. Suppose S uses p processors, N shared- 
memory locations, local memories of sizes ml ,m 2 ..... mp of respective 
processors, and runs in at most T cycles for each input in I. Assume that for 
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each cycle t, 1 ~ t <~ T, each of the p processors and all inputs in I there is at 
most one common memory address that can be accessed by this processor at 
this cycle. Then, a program S' for an EREW PRAM can be constructed 
from S such that S' simulates S for each input in I using p processors, only p 
shared-memory loeations, m i + fN/p] + O(T) (1 ~ i <~ p) local memory 
locations of respective proeessors, and O(T) pulses. 
Before we proceed to the proof we would like to discuss the significance of 
our theorem. First, observe that the assumptions of the theorem are readily 
satisfied if the cardinality of I is one. This is simply because an execution of 
a parallel program on some input x results in at most one common memory 
access at a time by each processor. Problem. Find instances where "common 
memory access patterns" of a program S, for a set of inputs/, are the same 
(or about the same) for all the inputs in L 
It turns out that researchers in the field of numerical computations iden- 
tified the notion of serial straight-line programs, which characterizes many of 
the known programs for problems in this field. For a definition of serial 
straight-line programs see Aho, Hopcroft, and Ullman (1974, Sect. 1.5). 
Serial straight-line programs for inputs of size n do not include branching, 
loops, or indirect addressing. Therefore, for all inputs of size n and for each 
time unit of such a program the same registers are being accessed. 
Heller (1978) includes references to numerous numerical parallel 
algorithms. Many of these algorithms satisfy such "uniform" (local and 
common) memory access pattern property including algorithms for 
evaluating arithmetic expressions of a given format (see Winograd, 1975), 
the "naive" matrix multiplication, the "naive" raising of an n × n matrix to 
the nth power (in particular, transitive closure; see Savage and Ja'Ja', 1981), 
and others. So, our theorem is applicable to these programs. Note, however, 
that for our theorem we may dispense with the uniform local memory access 
pattern property and ease a little the uniform common memory property; as 
long as no more than one common memory address can be accessed for each 
processor and each 1 ~ t ~ T. 
Proof of the Theorem. Let us call the time units of S cycles and the time 
units of S'  pulses. Assume, w.l.g., that NiP is an integer. Otherwise, we 
"add" some dummy common memory addresses in order to increase N to 
the next multiple of p. Let P1,P2,...,Pp (resp. RI ,R  2 ..... Rp) be the 
processors of the EREW of S (resp. S'). Let Xk~, 1 <. i ~ m k, be the local 
registers of processor Pk, l~k~p,  and wj, I~<j~N,  be the common 
memory locations of S. We set x~, 1 ~ i ~< m k, to be local memory locations 
of processor R k which correspond, respectively, to local registers xk~, 
1 ~< i ~ m i, of processor Pk, for 1 ~ k ~< p. Let u j, 1 ~< j ~ p, be the common 
memory locations of S'. Set Ykj, 1 ~ k ~ p, 1 ~ j <, N/p, to be local registers 
of processor Rk (in addition to x~, 1 , x~2,... )
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Generally speaking, we design S' in such a way that processor R k 
simulates the behavior of processor Pk, 1 <~ k<~p; each local memory 
location x~,j simulates Xk,; and the locations of the form uj and Ykj simulate 
the w~ locations. The additional O(T) local memory locations are required 
for the code of S' as explained at the end. 
By our assumption o more than p of the w i locations may be accessed at 
each cycle of S. Denote the wi locations which may be accessed at cycle t, 
1 ~<t~< T, by vtl, vt2 ..... vtp. (In a cycle where less than p wi's may be 
accessed we set some of these u0's to represent w~'s which are not accessed 
by any processor for any input during this cycle). In any case, the locations 
l)t~ , Utz,...,lPtp are  p distinct common memory locations. 
A High-Level Description of S' 
The following condition is satisfied just before the simulation of cycle t, 
1 ~< t~< T, of S by S' starts: 
( , )  Each processor R k, 1 <~ k <~ p, keeps the content of exactly one of 
the variables vtl, vt2,..., vtp in a local memory location of the form Yks; and no 
more than Nip of the w t locations of S are stored in the local memory of 
each processor Rk, 1 <~ k <~ p. 
Every cycle t of S is simulated by S' in three pulses: 
(1) The fetch pulse. Processor R k which keeps the contents of variable 
vt~ in its Yk, local variable assigns it into uj. 
(2) The "real-thing" pulse. 
I f  processor Pk performs in cycle t an instrution which relates 
to its local registers only (or remains idle) 
Then processor R k does the same with respect o its 
corresponding x~ registers 
Else (processor Pk performs an instruction of the form: 
Xk, ~ vtfread from memory, or 
vtj ~ Xkt-write into common memory) 
processor R k performs the same replacing v0 by u/ 
and Xkl by x~. 
(3) The store pulse. Processor R k copies the contents of some (one) u~. 
into one of its Yk~ variables so that condition (*) will hold for every cycle 
which follows. 
The remainder of the proof is devoted to showing that there is a way to 
partition initially the w;'s among the local memories of the R k processors, 
and perform the store pulses of all cycles such that condition (*) is satisfied 
before the simulation of each cycle. This is done by reducing our problem to 
an edge coloring problem on a bipartite graph. 
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Consider an auxiliary digraph G which is defined as follows. 
(a) It has (T+ 2N/p)× p vertices. T× p of these vertices represent 
the common memory locations vtj, 1 ~ t ~ T, 1 ~< j ~ p. N of these vertices, 
denoted vt, --(N/p)+l~<t~<O, l~ j<p,  represent each of the w i, 
1 ~ i ~ N. ~l'hey are called input vertices. The last N vertices denotes vt? 
T+I<~t<.T+N/p ,  l~j<<.p, represent also each of the w i, l~<i~<N. 
They are called output vertices. 
(b) There exists an edge of the form vtj-, vs~ if 
(1) both vtj and v~ stand for the same wi; and 
(2) s > t and there is no Vr~ such that s > r > t and vrh stands 
for wi. 
It should be obvious that the out-degree of each v v, - (N/p)  + 1 <~ t <~ T, 
, J  
1 ~ j ~< p, is one and the out-degree of the other vemces is zero, and the in- 
degree of each v o, 1 <~ t ~ T + N/p, 1 ~ j <. p is one and the in-degree of the 
other vertices is zero. 
Layer t of G (L t in short) is the set {vtj] 1 <~j ~ p}, - (N /p)+ 1 <~ t <<. 
T+ Nip. The correspondence b tween layers 1, 2,..., T and cycles should be 
obvious. 
Our solution assigns each edge of the form vtj-, vst to a processor Rk. This 
implies that processor Rk stores the content of u i into a local variable of the 
form Yka at the store pulse of cycle t (if t ~< 0, then a Yka variable contains the 
input value that corresponds to vtj); later, at the fetch pulse of cycle s 
processor Rk assigns the content of Yko into u t (if s > T, then a Yk, variable 
contains the output value that corresponds to v,,). 
In order to satisfy the ( .)  condition throughout the simulation it is readily 
sufficient to do the following. Partition the edges of G into p sets 
C 1, Cz,..., Cp such that for any two edges e I and e 2 of the same set both: (1) 
tail(el) and tail(ez) belong to different layers, and (2) head(el) and head(e2) 
belong to different layers. This partitioning enables us to associate ach of 
these sets with a processor which will do the work corresponding to edges of 
this set. 
Still, a further simplification of the problem is possible. Consider another 
auxiliary graph H; a bipartite undirected graph. Note that H may include 
parallel edges. Let {al,a2,...,ar+N/p} and {b (N/p)+ 1..... br} be the two 
disjoint sets of vertices of H. The connection to the digraph G becomes clear 
through the definition of the edges of H. There is a one-to-one correspon 
dence between the edges of G and the edges of H. Let vtj ~ Vs~ be an edge of 
G. Then, the corresponding edge in H is of the form (bt, a,). Our edge 
partitioning problem for G translates into the following edge partitioning 
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problem for the undirected graph H. Partition the edges of H into p sets such 
that no two edges of the same set share an end point. 
This is the well-known edge coloring problem for a bipartite graph. Since 
the degree of each vertex in H is not greater than p, a known theorem (see 
Ore, 1967) implies that it is possible to partition the the edges of H into p 
sets as required. 
Algorithms that achieve this partitioning: We refer the reader to Gabow 
and Kariv (1982) for sequential algorithms and Lev et al. (1981) for parallel 
algorithms. 
We would like to ascertain that the proof of the theorem is completed. The 
set (color) of the edge in H corresponding to an edge of the form vti~ v~, 
where - (N/p)  + 1 ~ t <, O, yields a processor R k. Now, the contents of the 
w r that corresponds to this edge is initially in one of its Yka locations. We 
need exactly (N/p) Yko locations, for 1 ~ k ~< p, for this initialization. At 
each fetch pulse of the simulation of a cycle t, 1 ~ t ~< T, we "release" one 
Yk~, 1 ~< k ~< p. This released Yk~ can be used to store the w i that has to be 
stored by processor Rk as a result of the store pulse that follows, 1 ~< k ~ p. 
The introduction of the vt]s, T + 1 ~ t <. T + NiP, gives actually an "equal" 
partition of the outputted wi's which was not "promised" in the theorem. 
They are not necessary for the proof.  
For each cycle t, l~<t~<T, the code of S' at each procesor R k must 
specify the Yk~ to be released and reoccupied, the u a into which this Yk~ is 
copied in the fetch pulse, the u b (if any) that may be accessed in the real- 
thing pulse and the u c copied into Yk~ in the store pulse. Thus, the code of S' 
is longer by O(T) than the code of S at each local memory. 
Extensions 
All the results in this paper can be extended in a straightforward manner 
to more permissive models of parallel computation where simultaneous 
access of several processors to the same memory location is allowed; in 
particular, the powerful concurrent-read concurrent-write (CRCW) PRAM 
allows several processors to read (or write) simultaneously from (into) the 
same memory location. See Stockmeyer and Vishkin (1982) for more on 
these models of computation. 
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